|
PAPI
5.0.1.0
|
00001 /****************************/ 00002 /* THIS IS OPEN SOURCE CODE */ 00003 /****************************/ 00004 00005 /* 00006 * File: power5_events_map.c 00007 * Author: Maynard Johnson 00008 * maynardj@us.ibm.com 00009 * Mods: <your name here> 00010 * <your email address> 00011 * 00012 * This file MUST be kept synchronised with the events file. 00013 * 00014 */ 00015 #include "perfctr-ppc64.h" 00016 00017 PPC64_native_map_t native_name_map[MAX_NATNAME_MAP_INDEX] = { 00018 {"PM_0INST_CLB_CYC", -1} 00019 , 00020 {"PM_1INST_CLB_CYC", -1} 00021 , 00022 {"PM_1PLUS_PPC_CMPL", -1} 00023 , 00024 {"PM_2INST_CLB_CYC", -1} 00025 , 00026 {"PM_3INST_CLB_CYC", -1} 00027 , 00028 {"PM_4INST_CLB_CYC", -1} 00029 , 00030 {"PM_5INST_CLB_CYC", -1} 00031 , 00032 {"PM_6INST_CLB_CYC", -1} 00033 , 00034 {"PM_BRQ_FULL_CYC", -1} 00035 , 00036 {"PM_BR_UNCOND", -1} 00037 , 00038 {"PM_CLB_FULL_CYC", -1} 00039 , 00040 {"PM_CR_MAP_FULL_CYC", -1} 00041 , 00042 {"PM_CYC", -1} 00043 , 00044 {"PM_DATA_FROM_L2", -1} 00045 , 00046 {"PM_DATA_FROM_L25_SHR", -1} 00047 , 00048 {"PM_DATA_FROM_L275_MOD", -1} 00049 , 00050 {"PM_DATA_FROM_L3", -1} 00051 , 00052 {"PM_DATA_FROM_L35_SHR", -1} 00053 , 00054 {"PM_DATA_FROM_L375_MOD", -1} 00055 , 00056 {"PM_DATA_FROM_RMEM", -1} 00057 , 00058 {"PM_DATA_TABLEWALK_CYC", -1} 00059 , 00060 {"PM_DSLB_MISS", -1} 00061 , 00062 {"PM_DTLB_MISS", -1} 00063 , 00064 {"PM_DTLB_MISS_16M", -1} 00065 , 00066 {"PM_DTLB_MISS_4K", -1} 00067 , 00068 {"PM_DTLB_REF_16M", -1} 00069 , 00070 {"PM_DTLB_REF_4K", -1} 00071 , 00072 {"PM_FAB_CMD_ISSUED", -1} 00073 , 00074 {"PM_FAB_DCLAIM_ISSUED", -1} 00075 , 00076 {"PM_FAB_HOLDtoNN_EMPTY", -1} 00077 , 00078 {"PM_FAB_HOLDtoVN_EMPTY", -1} 00079 , 00080 {"PM_FAB_M1toP1_SIDECAR_EMPTY", -1} 00081 , 00082 {"PM_FAB_P1toM1_SIDECAR_EMPTY", -1} 00083 , 00084 {"PM_FAB_PNtoNN_DIRECT", -1} 00085 , 00086 {"PM_FAB_PNtoVN_DIRECT", -1} 00087 , 00088 {"PM_FPR_MAP_FULL_CYC", -1} 00089 , 00090 {"PM_FPU0_1FLOP", -1} 00091 , 00092 {"PM_FPU0_DENORM", -1} 00093 , 00094 {"PM_FPU0_FDIV", -1} 00095 , 00096 {"PM_FPU0_FMA", -1} 00097 , 00098 {"PM_FPU0_FSQRT", -1} 00099 , 00100 {"PM_FPU0_FULL_CYC", -1} 00101 , 00102 {"PM_FPU0_SINGLE", -1} 00103 , 00104 {"PM_FPU0_STALL3", -1} 00105 , 00106 {"PM_FPU0_STF", -1} 00107 , 00108 {"PM_FPU1_1FLOP", -1} 00109 , 00110 {"PM_FPU1_DENORM", -1} 00111 , 00112 {"PM_FPU1_FDIV", -1} 00113 , 00114 {"PM_FPU1_FMA", -1} 00115 , 00116 {"PM_FPU1_FSQRT", -1} 00117 , 00118 {"PM_FPU1_FULL_CYC", -1} 00119 , 00120 {"PM_FPU1_SINGLE", -1} 00121 , 00122 {"PM_FPU1_STALL3", -1} 00123 , 00124 {"PM_FPU1_STF", -1} 00125 , 00126 {"PM_FPU_DENORM", -1} 00127 , 00128 {"PM_FPU_FDIV", -1} 00129 , 00130 {"PM_FPU_1FLOP", -1} 00131 , 00132 {"PM_FPU_FULL_CYC", -1} 00133 , 00134 {"PM_FPU_SINGLE", -1} 00135 , 00136 {"PM_FXU_IDLE", -1} 00137 , 00138 {"PM_GCT_NOSLOT_CYC", -1} 00139 , 00140 {"PM_GCT_FULL_CYC", -1} 00141 , 00142 {"PM_GCT_USAGE_00to59_CYC", -1} 00143 , 00144 {"PM_GRP_BR_REDIR", -1} 00145 , 00146 {"PM_GRP_BR_REDIR_NONSPEC", -1} 00147 , 00148 {"PM_GRP_DISP_REJECT", -1} 00149 , 00150 {"PM_GRP_DISP_VALID", -1} 00151 , 00152 {"PM_GRP_IC_MISS", -1} 00153 , 00154 {"PM_GRP_IC_MISS_BR_REDIR_NONSPEC", -1} 00155 , 00156 {"PM_GRP_IC_MISS_NONSPEC", -1} 00157 , 00158 {"PM_GRP_MRK", -1} 00159 , 00160 {"PM_IC_PREF_REQ", -1} 00161 , 00162 {"PM_IERAT_XLATE_WR", -1} 00163 , 00164 {"PM_INST_CMPL", -1} 00165 , 00166 {"PM_INST_DISP", -1} 00167 , 00168 {"PM_INST_FETCH_CYC", -1} 00169 , 00170 {"PM_INST_FROM_L2", -1} 00171 , 00172 {"PM_INST_FROM_L25_SHR", -1} 00173 , 00174 {"PM_INST_FROM_L3", -1} 00175 , 00176 {"PM_INST_FROM_L35_SHR", -1} 00177 , 00178 {"PM_ISLB_MISS", -1} 00179 , 00180 {"PM_ITLB_MISS", -1} 00181 , 00182 {"PM_L2SA_MOD_TAG", -1} 00183 , 00184 {"PM_L2SA_RCLD_DISP", -1} 00185 , 00186 {"PM_L2SA_RCLD_DISP_FAIL_RC_FULL", -1} 00187 , 00188 {"PM_L2SA_RCST_DISP", -1} 00189 , 00190 {"PM_L2SA_RCST_DISP_FAIL_RC_FULL", -1} 00191 , 00192 {"PM_L2SA_RC_DISP_FAIL_CO_BUSY", -1} 00193 , 00194 {"PM_L2SA_SHR_MOD", -1} 00195 , 00196 {"PM_L2SA_ST_REQ", -1} 00197 , 00198 {"PM_L2SB_MOD_TAG", -1} 00199 , 00200 {"PM_L2SB_RCLD_DISP", -1} 00201 , 00202 {"PM_L2SB_RCLD_DISP_FAIL_RC_FULL", -1} 00203 , 00204 {"PM_L2SB_RCST_DISP", -1} 00205 , 00206 {"PM_L2SB_RCST_DISP_FAIL_RC_FULL", -1} 00207 , 00208 {"PM_L2SB_RC_DISP_FAIL_CO_BUSY", -1} 00209 , 00210 {"PM_L2SB_SHR_MOD", -1} 00211 , 00212 {"PM_L2SB_ST_REQ", -1} 00213 , 00214 {"PM_L2SC_MOD_TAG", -1} 00215 , 00216 {"PM_L2SC_RCLD_DISP", -1} 00217 , 00218 {"PM_L2SC_RCLD_DISP_FAIL_RC_FULL", -1} 00219 , 00220 {"PM_L2SC_RCST_DISP", -1} 00221 , 00222 {"PM_L2SC_RCST_DISP_FAIL_RC_FULL", -1} 00223 , 00224 {"PM_L2SC_RC_DISP_FAIL_CO_BUSY", -1} 00225 , 00226 {"PM_L2SC_SHR_MOD", -1} 00227 , 00228 {"PM_L2SC_ST_REQ", -1} 00229 , 00230 {"PM_L3SA_ALL_BUSY", -1} 00231 , 00232 {"PM_L3SA_MOD_TAG", -1} 00233 , 00234 {"PM_L3SA_REF", -1} 00235 , 00236 {"PM_L3SB_ALL_BUSY", -1} 00237 , 00238 {"PM_L3SB_MOD_TAG", -1} 00239 , 00240 {"PM_L3SB_REF", -1} 00241 , 00242 {"PM_L3SC_ALL_BUSY", -1} 00243 , 00244 {"PM_L3SC_MOD_TAG", -1} 00245 , 00246 {"PM_L3SC_REF", -1} 00247 , 00248 {"PM_LARX_LSU0", -1} 00249 , 00250 {"PM_LR_CTR_MAP_FULL_CYC", -1} 00251 , 00252 {"PM_LSU0_BUSY_REJECT", -1} 00253 , 00254 {"PM_LSU0_DERAT_MISS", -1} 00255 , 00256 {"PM_LSU0_FLUSH_LRQ", -1} 00257 , 00258 {"PM_LSU0_FLUSH_SRQ", -1} 00259 , 00260 {"PM_LSU0_FLUSH_ULD", -1} 00261 , 00262 {"PM_LSU0_FLUSH_UST", -1} 00263 , 00264 {"PM_LSU0_REJECT_ERAT_MISS", -1} 00265 , 00266 {"PM_LSU0_REJECT_LMQ_FULL", -1} 00267 , 00268 {"PM_LSU0_REJECT_RELOAD_CDF", -1} 00269 , 00270 {"PM_LSU0_REJECT_SRQ_LHS", -1} 00271 , 00272 {"PM_LSU0_SRQ_STFWD", -1} 00273 , 00274 {"PM_LSU1_BUSY_REJECT", -1} 00275 , 00276 {"PM_LSU1_DERAT_MISS", -1} 00277 , 00278 {"PM_LSU1_FLUSH_LRQ", -1} 00279 , 00280 {"PM_LSU1_FLUSH_SRQ", -1} 00281 , 00282 {"PM_LSU1_FLUSH_ULD", -1} 00283 , 00284 {"PM_LSU1_FLUSH_UST", -1} 00285 , 00286 {"PM_LSU1_REJECT_ERAT_MISS", -1} 00287 , 00288 {"PM_LSU1_REJECT_LMQ_FULL", -1} 00289 , 00290 {"PM_LSU1_REJECT_RELOAD_CDF", -1} 00291 , 00292 {"PM_LSU1_REJECT_SRQ_LHS", -1} 00293 , 00294 {"PM_LSU1_SRQ_STFWD", -1} 00295 , 00296 {"PM_LSU_BUSY_REJECT", -1} 00297 , 00298 {"PM_LSU_FLUSH_LRQ_FULL", -1} 00299 , 00300 {"PM_LSU_FLUSH_SRQ", -1} 00301 , 00302 {"PM_LSU_FLUSH_ULD", -1} 00303 , 00304 {"PM_LSU_LRQ_S0_ALLOC", -1} 00305 , 00306 {"PM_LSU_LRQ_S0_VALID", -1} 00307 , 00308 {"PM_LSU_REJECT_ERAT_MISS", -1} 00309 , 00310 {"PM_LSU_REJECT_SRQ_LHS", -1} 00311 , 00312 {"PM_LSU_SRQ_S0_ALLOC", -1} 00313 , 00314 {"PM_LSU_SRQ_S0_VALID", -1} 00315 , 00316 {"PM_LSU_SRQ_STFWD", -1} 00317 , 00318 {"PM_MEM_FAST_PATH_RD_CMPL", -1} 00319 , 00320 {"PM_MEM_HI_PRIO_PW_CMPL", -1} 00321 , 00322 {"PM_MEM_HI_PRIO_WR_CMPL", -1} 00323 , 00324 {"PM_MEM_PWQ_DISP", -1} 00325 , 00326 {"PM_MEM_PWQ_DISP_BUSY2or3", -1} 00327 , 00328 {"PM_MEM_READ_CMPL", -1} 00329 , 00330 {"PM_MEM_RQ_DISP", -1} 00331 , 00332 {"PM_MEM_RQ_DISP_BUSY8to15", -1} 00333 , 00334 {"PM_MEM_WQ_DISP_BUSY1to7", -1} 00335 , 00336 {"PM_MEM_WQ_DISP_WRITE", -1} 00337 , 00338 {"PM_MRK_DATA_FROM_L2", -1} 00339 , 00340 {"PM_MRK_DATA_FROM_L25_SHR", -1} 00341 , 00342 {"PM_MRK_DATA_FROM_L275_MOD", -1} 00343 , 00344 {"PM_MRK_DATA_FROM_L3", -1} 00345 , 00346 {"PM_MRK_DATA_FROM_L35_SHR", -1} 00347 , 00348 {"PM_MRK_DATA_FROM_L375_MOD", -1} 00349 , 00350 {"PM_MRK_DATA_FROM_RMEM", -1} 00351 , 00352 {"PM_MRK_DTLB_MISS_16M", -1} 00353 , 00354 {"PM_MRK_DTLB_MISS_4K", -1} 00355 , 00356 {"PM_MRK_DTLB_REF_16M", -1} 00357 , 00358 {"PM_MRK_DTLB_REF_4K", -1} 00359 , 00360 {"PM_MRK_GRP_DISP", -1} 00361 , 00362 {"PM_MRK_GRP_ISSUED", -1} 00363 , 00364 {"PM_MRK_IMR_RELOAD", -1} 00365 , 00366 {"PM_MRK_LD_MISS_L1", -1} 00367 , 00368 {"PM_MRK_LD_MISS_L1_LSU0", -1} 00369 , 00370 {"PM_MRK_LD_MISS_L1_LSU1", -1} 00371 , 00372 {"PM_MRK_STCX_FAIL", -1} 00373 , 00374 {"PM_MRK_ST_CMPL", -1} 00375 , 00376 {"PM_MRK_ST_MISS_L1", -1} 00377 , 00378 {"PM_PMC4_OVERFLOW", -1} 00379 , 00380 {"PM_PMC5_OVERFLOW", -1} 00381 , 00382 {"PM_PTEG_FROM_L2", -1} 00383 , 00384 {"PM_PTEG_FROM_L25_SHR", -1} 00385 , 00386 {"PM_PTEG_FROM_L275_MOD", -1} 00387 , 00388 {"PM_PTEG_FROM_L3", -1} 00389 , 00390 {"PM_PTEG_FROM_L35_SHR", -1} 00391 , 00392 {"PM_PTEG_FROM_L375_MOD", -1} 00393 , 00394 {"PM_PTEG_FROM_RMEM", -1} 00395 , 00396 {"PM_RUN_CYC", -1} 00397 , 00398 {"PM_SNOOP_DCLAIM_RETRY_QFULL", -1} 00399 , 00400 {"PM_SNOOP_PW_RETRY_RQ", -1} 00401 , 00402 {"PM_SNOOP_RD_RETRY_QFULL", -1} 00403 , 00404 {"PM_SNOOP_RD_RETRY_RQ", -1} 00405 , 00406 {"PM_SNOOP_RETRY_1AHEAD", -1} 00407 , 00408 {"PM_SNOOP_TLBIE", -1} 00409 , 00410 {"PM_SNOOP_WR_RETRY_RQ", -1} 00411 , 00412 {"PM_STCX_FAIL", -1} 00413 , 00414 {"PM_STCX_PASS", -1} 00415 , 00416 {"PM_SUSPENDED", -1} 00417 , 00418 {"PM_TB_BIT_TRANS", -1} 00419 , 00420 {"PM_THRD_ONE_RUN_CYC", -1} 00421 , 00422 {"PM_THRD_PRIO_1_CYC", -1} 00423 , 00424 {"PM_THRD_PRIO_2_CYC", -1} 00425 , 00426 {"PM_THRD_PRIO_3_CYC", -1} 00427 , 00428 {"PM_THRD_PRIO_4_CYC", -1} 00429 , 00430 {"PM_THRD_PRIO_5_CYC", -1} 00431 , 00432 {"PM_THRD_PRIO_6_CYC", -1} 00433 , 00434 {"PM_THRD_PRIO_7_CYC", -1} 00435 , 00436 {"PM_TLB_MISS", -1} 00437 , 00438 {"PM_XER_MAP_FULL_CYC", -1} 00439 , 00440 {"PM_INST_FROM_L2MISS", -1} 00441 , 00442 {"PM_BR_PRED_TA", -1} 00443 , 00444 {"PM_CMPLU_STALL_DCACHE_MISS", -1} 00445 , 00446 {"PM_CMPLU_STALL_FDIV", -1} 00447 , 00448 {"PM_CMPLU_STALL_FXU", -1} 00449 , 00450 {"PM_CMPLU_STALL_LSU", -1} 00451 , 00452 {"PM_DATA_FROM_L25_MOD", -1} 00453 , 00454 {"PM_DATA_FROM_L35_MOD", -1} 00455 , 00456 {"PM_DATA_FROM_LMEM", -1} 00457 , 00458 {"PM_FPU_FSQRT", -1} 00459 , 00460 {"PM_FPU_FMA", -1} 00461 , 00462 {"PM_FPU_STALL3", -1} 00463 , 00464 {"PM_FPU_STF", -1} 00465 , 00466 {"PM_FXU_BUSY", -1} 00467 , 00468 {"PM_FXU_FIN", -1} 00469 , 00470 {"PM_GCT_NOSLOT_IC_MISS", -1} 00471 , 00472 {"PM_GCT_USAGE_60to79_CYC", -1} 00473 , 00474 {"PM_GRP_DISP", -1} 00475 , 00476 {"PM_HV_CYC", -1} 00477 , 00478 {"PM_INST_FROM_L1", -1} 00479 , 00480 {"PM_INST_FROM_L25_MOD", -1} 00481 , 00482 {"PM_INST_FROM_L35_MOD", -1} 00483 , 00484 {"PM_INST_FROM_LMEM", -1} 00485 , 00486 {"PM_LSU_DERAT_MISS", -1} 00487 , 00488 {"PM_LSU_FLUSH_LRQ", -1} 00489 , 00490 {"PM_LSU_FLUSH_UST", -1} 00491 , 00492 {"PM_LSU_LMQ_SRQ_EMPTY_CYC", -1} 00493 , 00494 {"PM_LSU_REJECT_LMQ_FULL", -1} 00495 , 00496 {"PM_LSU_REJECT_RELOAD_CDF", -1} 00497 , 00498 {"PM_MRK_BRU_FIN", -1} 00499 , 00500 {"PM_MRK_DATA_FROM_L25_MOD", -1} 00501 , 00502 {"PM_MRK_DATA_FROM_L25_SHR_CYC", -1} 00503 , 00504 {"PM_MRK_DATA_FROM_L275_SHR_CYC", -1} 00505 , 00506 {"PM_MRK_DATA_FROM_L2_CYC", -1} 00507 , 00508 {"PM_MRK_DATA_FROM_L35_MOD", -1} 00509 , 00510 {"PM_MRK_DATA_FROM_L35_SHR_CYC", -1} 00511 , 00512 {"PM_MRK_DATA_FROM_L375_SHR_CYC", -1} 00513 , 00514 {"PM_MRK_DATA_FROM_L3_CYC", -1} 00515 , 00516 {"PM_MRK_DATA_FROM_LMEM", -1} 00517 , 00518 {"PM_MRK_GRP_BR_REDIR", -1} 00519 , 00520 {"PM_MRK_ST_GPS", -1} 00521 , 00522 {"PM_PMC1_OVERFLOW", -1} 00523 , 00524 {"PM_PTEG_FROM_L25_MOD", -1} 00525 , 00526 {"PM_PTEG_FROM_L35_MOD", -1} 00527 , 00528 {"PM_PTEG_FROM_LMEM", -1} 00529 , 00530 {"PM_SLB_MISS", -1} 00531 , 00532 {"PM_GCT_EMPTY_CYC", -1} 00533 , 00534 {"PM_THRD_GRP_CMPL_BOTH_CYC", -1} 00535 , 00536 {"PM_BR_ISSUED", -1} 00537 , 00538 {"PM_BR_MPRED_CR", -1} 00539 , 00540 {"PM_BR_MPRED_TA", -1} 00541 , 00542 {"PM_BR_PRED_CR", -1} 00543 , 00544 {"PM_CRQ_FULL_CYC", -1} 00545 , 00546 {"PM_DATA_FROM_L275_SHR", -1} 00547 , 00548 {"PM_DATA_FROM_L375_SHR", -1} 00549 , 00550 {"PM_DC_INV_L2", -1} 00551 , 00552 {"PM_DC_PREF_DST", -1} 00553 , 00554 {"PM_DC_PREF_STREAM_ALLOC", -1} 00555 , 00556 {"PM_EE_OFF", -1} 00557 , 00558 {"PM_EE_OFF_EXT_INT", -1} 00559 , 00560 {"PM_FAB_CMD_RETRIED", -1} 00561 , 00562 {"PM_FAB_DCLAIM_RETRIED", -1} 00563 , 00564 {"PM_FAB_M1toVNorNN_SIDECAR_EMPTY", -1} 00565 , 00566 {"PM_FAB_P1toVNorNN_SIDECAR_EMPTY", -1} 00567 , 00568 {"PM_FAB_PNtoNN_SIDECAR", -1} 00569 , 00570 {"PM_FAB_PNtoVN_SIDECAR", -1} 00571 , 00572 {"PM_FAB_VBYPASS_EMPTY", -1} 00573 , 00574 {"PM_FLUSH_BR_MPRED", -1} 00575 , 00576 {"PM_FLUSH_IMBAL", -1} 00577 , 00578 {"PM_FLUSH", -1} 00579 , 00580 {"PM_FLUSH_SB", -1} 00581 , 00582 {"PM_FLUSH_SYNC", -1} 00583 , 00584 {"PM_FPU0_FEST", -1} 00585 , 00586 {"PM_FPU0_FIN", -1} 00587 , 00588 {"PM_FPU0_FMOV_FEST", -1} 00589 , 00590 {"PM_FPU0_FPSCR", -1} 00591 , 00592 {"PM_FPU0_FRSP_FCONV", -1} 00593 , 00594 {"PM_FPU1_FEST", -1} 00595 , 00596 {"PM_FPU1_FIN", -1} 00597 , 00598 {"PM_FPU1_FMOV_FEST", -1} 00599 , 00600 {"PM_FPU1_FRSP_FCONV", -1} 00601 , 00602 {"PM_FPU_FMOV_FEST", -1} 00603 , 00604 {"PM_FPU_FRSP_FCONV", -1} 00605 , 00606 {"PM_FXLS0_FULL_CYC", -1} 00607 , 00608 {"PM_FXLS1_FULL_CYC", -1} 00609 , 00610 {"PM_FXU0_BUSY_FXU1_IDLE", -1} 00611 , 00612 {"PM_FXU0_FIN", -1} 00613 , 00614 {"PM_FXU1_FIN", -1} 00615 , 00616 {"PM_GCT_NOSLOT_SRQ_FULL", -1} 00617 , 00618 {"PM_GCT_USAGE_80to99_CYC", -1} 00619 , 00620 {"PM_GPR_MAP_FULL_CYC", -1} 00621 , 00622 {"PM_GRP_CMPL", -1} 00623 , 00624 {"PM_GRP_DISP_BLK_SB_CYC", -1} 00625 , 00626 {"PM_GRP_DISP_SUCCESS", -1} 00627 , 00628 {"PM_IC_DEMAND_L2_BHT_REDIRECT", -1} 00629 , 00630 {"PM_IC_DEMAND_L2_BR_REDIRECT", -1} 00631 , 00632 {"PM_IC_PREF_INSTALL", -1} 00633 , 00634 {"PM_INST_FROM_L275_SHR", -1} 00635 , 00636 {"PM_INST_FROM_L375_SHR", -1} 00637 , 00638 {"PM_INST_FROM_PREF", -1} 00639 , 00640 {"PM_L1_DCACHE_RELOAD_VALID", -1} 00641 , 00642 {"PM_L1_PREF", -1} 00643 , 00644 {"PM_L1_WRITE_CYC", -1} 00645 , 00646 {"PM_L2SA_MOD_INV", -1} 00647 , 00648 {"PM_L2SA_RCLD_DISP_FAIL_ADDR", -1} 00649 , 00650 {"PM_L2SA_RCLD_DISP_FAIL_OTHER", -1} 00651 , 00652 {"PM_L2SA_RCST_DISP_FAIL_ADDR", -1} 00653 , 00654 {"PM_L2SA_RCST_DISP_FAIL_OTHER", -1} 00655 , 00656 {"PM_L2SA_RC_DISP_FAIL_CO_BUSY_ALL", -1} 00657 , 00658 {"PM_L2SA_SHR_INV", -1} 00659 , 00660 {"PM_L2SA_ST_HIT", -1} 00661 , 00662 {"PM_L2SB_MOD_INV", -1} 00663 , 00664 {"PM_L2SB_RCLD_DISP_FAIL_ADDR", -1} 00665 , 00666 {"PM_L2SB_RCLD_DISP_FAIL_OTHER", -1} 00667 , 00668 {"PM_L2SB_RCST_DISP_FAIL_ADDR", -1} 00669 , 00670 {"PM_L2SB_RCST_DISP_FAIL_OTHER", -1} 00671 , 00672 {"PM_L2SB_RC_DISP_FAIL_CO_BUSY_ALL", -1} 00673 , 00674 {"PM_L2SB_SHR_INV", -1} 00675 , 00676 {"PM_L2SB_ST_HIT", -1} 00677 , 00678 {"PM_L2SC_MOD_INV", -1} 00679 , 00680 {"PM_L2SC_RCLD_DISP_FAIL_ADDR", -1} 00681 , 00682 {"PM_L2SC_RCLD_DISP_FAIL_OTHER", -1} 00683 , 00684 {"PM_L2SC_RCST_DISP_FAIL_ADDR", -1} 00685 , 00686 {"PM_L2SC_RCST_DISP_FAIL_OTHER", -1} 00687 , 00688 {"PM_L2SC_RC_DISP_FAIL_CO_BUSY_ALL", -1} 00689 , 00690 {"PM_L2SC_SHR_INV", -1} 00691 , 00692 {"PM_L2SC_ST_HIT", -1} 00693 , 00694 {"PM_L2_PREF", -1} 00695 , 00696 {"PM_L3SA_HIT", -1} 00697 , 00698 {"PM_L3SA_MOD_INV", -1} 00699 , 00700 {"PM_L3SA_SHR_INV", -1} 00701 , 00702 {"PM_L3SA_SNOOP_RETRY", -1} 00703 , 00704 {"PM_L3SB_HIT", -1} 00705 , 00706 {"PM_L3SB_MOD_INV", -1} 00707 , 00708 {"PM_L3SB_SHR_INV", -1} 00709 , 00710 {"PM_L3SB_SNOOP_RETRY", -1} 00711 , 00712 {"PM_L3SC_HIT", -1} 00713 , 00714 {"PM_L3SC_MOD_INV", -1} 00715 , 00716 {"PM_L3SC_SHR_INV", -1} 00717 , 00718 {"PM_L3SC_SNOOP_RETRY", -1} 00719 , 00720 {"PM_LD_MISS_L1", -1} 00721 , 00722 {"PM_LD_MISS_L1_LSU0", -1} 00723 , 00724 {"PM_LD_MISS_L1_LSU1", -1} 00725 , 00726 {"PM_LD_REF_L1_LSU0", -1} 00727 , 00728 {"PM_LD_REF_L1_LSU1", -1} 00729 , 00730 {"PM_LSU0_LDF", -1} 00731 , 00732 {"PM_LSU0_NCLD", -1} 00733 , 00734 {"PM_LSU1_LDF", -1} 00735 , 00736 {"PM_LSU1_NCLD", -1} 00737 , 00738 {"PM_LSU_FLUSH", -1} 00739 , 00740 {"PM_LSU_FLUSH_SRQ_FULL", -1} 00741 , 00742 {"PM_LSU_LMQ_FULL_CYC", -1} 00743 , 00744 {"PM_LSU_LMQ_LHR_MERGE", -1} 00745 , 00746 {"PM_LSU_LMQ_S0_ALLOC", -1} 00747 , 00748 {"PM_LSU_LMQ_S0_VALID", -1} 00749 , 00750 {"PM_LSU_LRQ_FULL_CYC", -1} 00751 , 00752 {"PM_DC_PREF_STREAM_ALLOC_BLK", -1} 00753 , 00754 {"PM_LSU_SRQ_FULL_CYC", -1} 00755 , 00756 {"PM_LSU_SRQ_SYNC_CYC", -1} 00757 , 00758 {"PM_LWSYNC_HELD", -1} 00759 , 00760 {"PM_MEM_LO_PRIO_PW_CMPL", -1} 00761 , 00762 {"PM_MEM_LO_PRIO_WR_CMPL", -1} 00763 , 00764 {"PM_MEM_PW_CMPL", -1} 00765 , 00766 {"PM_MEM_PW_GATH", -1} 00767 , 00768 {"PM_MEM_RQ_DISP_BUSY1to7", -1} 00769 , 00770 {"PM_MEM_SPEC_RD_CANCEL", -1} 00771 , 00772 {"PM_MEM_WQ_DISP_BUSY8to15", -1} 00773 , 00774 {"PM_MEM_WQ_DISP_DCLAIM", -1} 00775 , 00776 {"PM_MRK_DATA_FROM_L275_SHR", -1} 00777 , 00778 {"PM_MRK_DATA_FROM_L375_SHR", -1} 00779 , 00780 {"PM_MRK_DSLB_MISS", -1} 00781 , 00782 {"PM_MRK_DTLB_MISS", -1} 00783 , 00784 {"PM_MRK_FPU_FIN", -1} 00785 , 00786 {"PM_MRK_INST_FIN", -1} 00787 , 00788 {"PM_MRK_L1_RELOAD_VALID", -1} 00789 , 00790 {"PM_MRK_LSU0_FLUSH_LRQ", -1} 00791 , 00792 {"PM_MRK_LSU0_FLUSH_SRQ", -1} 00793 , 00794 {"PM_MRK_LSU0_FLUSH_UST", -1} 00795 , 00796 {"PM_MRK_LSU0_FLUSH_ULD", -1} 00797 , 00798 {"PM_MRK_LSU1_FLUSH_LRQ", -1} 00799 , 00800 {"PM_MRK_LSU1_FLUSH_SRQ", -1} 00801 , 00802 {"PM_MRK_LSU1_FLUSH_ULD", -1} 00803 , 00804 {"PM_MRK_LSU1_FLUSH_UST", -1} 00805 , 00806 {"PM_MRK_LSU_FLUSH_LRQ", -1} 00807 , 00808 {"PM_MRK_LSU_FLUSH_UST", -1} 00809 , 00810 {"PM_MRK_LSU_SRQ_INST_VALID", -1} 00811 , 00812 {"PM_MRK_ST_CMPL_INT", -1} 00813 , 00814 {"PM_PMC2_OVERFLOW", -1} 00815 , 00816 {"PM_PMC6_OVERFLOW", -1} 00817 , 00818 {"PM_PTEG_FROM_L275_SHR", -1} 00819 , 00820 {"PM_PTEG_FROM_L375_SHR", -1} 00821 , 00822 {"PM_SNOOP_PARTIAL_RTRY_QFULL", -1} 00823 , 00824 {"PM_SNOOP_PW_RETRY_WQ_PWQ", -1} 00825 , 00826 {"PM_SNOOP_RD_RETRY_WQ", -1} 00827 , 00828 {"PM_SNOOP_WR_RETRY_QFULL", -1} 00829 , 00830 {"PM_SNOOP_WR_RETRY_WQ", -1} 00831 , 00832 {"PM_STOP_COMPLETION", -1} 00833 , 00834 {"PM_ST_MISS_L1", -1} 00835 , 00836 {"PM_ST_REF_L1", -1} 00837 , 00838 {"PM_ST_REF_L1_LSU0", -1} 00839 , 00840 {"PM_ST_REF_L1_LSU1", -1} 00841 , 00842 {"PM_CLB_EMPTY_CYC", -1} 00843 , 00844 {"PM_THRD_L2MISS_BOTH_CYC", -1} 00845 , 00846 {"PM_THRD_PRIO_DIFF_0_CYC", -1} 00847 , 00848 {"PM_THRD_PRIO_DIFF_1or2_CYC", -1} 00849 , 00850 {"PM_THRD_PRIO_DIFF_3or4_CYC", -1} 00851 , 00852 {"PM_THRD_PRIO_DIFF_5or6_CYC", -1} 00853 , 00854 {"PM_THRD_PRIO_DIFF_minus1or2_CYC", -1} 00855 , 00856 {"PM_THRD_PRIO_DIFF_minus3or4_CYC", -1} 00857 , 00858 {"PM_THRD_PRIO_DIFF_minus5or6_CYC", -1} 00859 , 00860 {"PM_THRD_SEL_OVER_CLB_EMPTY", -1} 00861 , 00862 {"PM_THRD_SEL_OVER_GCT_IMBAL", -1} 00863 , 00864 {"PM_THRD_SEL_OVER_ISU_HOLD", -1} 00865 , 00866 {"PM_THRD_SEL_OVER_L2MISS", -1} 00867 , 00868 {"PM_THRD_SEL_T0", -1} 00869 , 00870 {"PM_THRD_SEL_T1", -1} 00871 , 00872 {"PM_THRD_SMT_HANG", -1} 00873 , 00874 {"PM_THRESH_TIMEO", -1} 00875 , 00876 {"PM_TLBIE_HELD", -1} 00877 , 00878 {"PM_DATA_FROM_L2MISS", -1} 00879 , 00880 {"PM_MRK_DATA_FROM_L2MISS", -1} 00881 , 00882 {"PM_PTEG_FROM_L2MISS", -1} 00883 , 00884 {"PM_0INST_FETCH", -1} 00885 , 00886 {"PM_BR_PRED_CR_TA", -1} 00887 , 00888 {"PM_CMPLU_STALL_DIV", -1} 00889 , 00890 {"PM_CMPLU_STALL_ERAT_MISS", -1} 00891 , 00892 {"PM_CMPLU_STALL_FPU", -1} 00893 , 00894 {"PM_CMPLU_STALL_REJECT", -1} 00895 , 00896 {"PM_EXT_INT", -1} 00897 , 00898 {"PM_FPU_FEST", -1} 00899 , 00900 {"PM_FPU_FIN", -1} 00901 , 00902 {"PM_FXLS_FULL_CYC", -1} 00903 , 00904 {"PM_FXU1_BUSY_FXU0_IDLE", -1} 00905 , 00906 {"PM_GCT_NOSLOT_BR_MPRED", -1} 00907 , 00908 {"PM_INST_FROM_L275_MOD", -1} 00909 , 00910 {"PM_INST_FROM_L375_MOD", -1} 00911 , 00912 {"PM_INST_FROM_RMEM", -1} 00913 , 00914 {"PM_LD_REF_L1", -1} 00915 , 00916 {"PM_LSU_LDF", -1} 00917 , 00918 {"PM_LSU_SRQ_EMPTY_CYC", -1} 00919 , 00920 {"PM_MRK_CRU_FIN", -1} 00921 , 00922 {"PM_MRK_DATA_FROM_L25_MOD_CYC", -1} 00923 , 00924 {"PM_MRK_DATA_FROM_L275_MOD_CYC", -1} 00925 , 00926 {"PM_MRK_DATA_FROM_L35_MOD_CYC", -1} 00927 , 00928 {"PM_MRK_DATA_FROM_L375_MOD_CYC", -1} 00929 , 00930 {"PM_MRK_DATA_FROM_LMEM_CYC", -1} 00931 , 00932 {"PM_MRK_DATA_FROM_RMEM_CYC", -1} 00933 , 00934 {"PM_MRK_GRP_CMPL", -1} 00935 , 00936 {"PM_MRK_GRP_IC_MISS", -1} 00937 , 00938 {"PM_MRK_GRP_TIMEO", -1} 00939 , 00940 {"PM_MRK_LSU_FIN", -1} 00941 , 00942 {"PM_MRK_LSU_FLUSH_SRQ", -1} 00943 , 00944 {"PM_MRK_LSU_FLUSH_ULD", -1} 00945 , 00946 {"PM_PMC3_OVERFLOW", -1} 00947 , 00948 {"PM_WORK_HELD", -1} 00949 };