|
PAPI
5.0.1.0
|
00001 /****************************/ 00002 /* THIS IS OPEN SOURCE CODE */ 00003 /****************************/ 00004 00005 /* 00006 * File: map-k7.c 00007 * Author: Harald Servat 00008 * redcrash@gmail.com 00009 */ 00010 00011 #include "freebsd.h" 00012 #include "papiStdEventDefs.h" 00013 #include "map.h" 00014 00015 00016 /**************************************************************************** 00017 K7 SUBSTRATE 00018 K7 SUBSTRATE 00019 K7 SUBSTRATE (aka Athlon) 00020 K7 SUBSTRATE 00021 K7 SUBSTRATE 00022 ****************************************************************************/ 00023 00024 /* 00025 NativeEvent_Value_K7Processor must match K7Processor_info 00026 */ 00027 00028 Native_Event_LabelDescription_t K7Processor_info[] = 00029 { 00030 { "k7-dc-accesses", "Count data cache accesses." }, 00031 { "k7-dc-misses", "Count data cache misses." }, 00032 { "k7-dc-refills-from-l2", "Count data cache refills from L2 cache." }, 00033 { "k7-dc-refills-from-system", "Count data cache refills from system memory." }, 00034 { "k7-dc-writebacks", "Count data cache writebacks." }, 00035 { "k7-l1-dtlb-miss-and-l2-dtlb-hits", "Count L1 DTLB misses and L2 DTLB hits." }, 00036 { "k7-l1-and-l2-dtlb-misses", "Count L1 and L2 DTLB misses." }, 00037 { "k7-misaligned-references", "Count misaligned data references." }, 00038 { "k7-ic-fetches", "Count instruction cache fetches." }, 00039 { "k7-ic-misses", "Count instruction cache misses." }, 00040 { "k7-l1-itlb-misses", "Count L1 ITLB misses that are L2 ITLB hits." }, 00041 { "k7-l1-l2-itlb-misses", "Count L1 (and L2) ITLB misses." }, 00042 { "k7-retired-instructions", "Count all retired instructions." }, 00043 { "k7-retired-ops", "Count retired ops." }, 00044 { "k7-retired-branches", "Count all retired branches (conditional, unconditional, exceptions and interrupts)."}, 00045 { "k7-retired-branches-mispredicted", "Count all misprediced retired branches." }, 00046 { "k7-retired-taken-branches", "Count retired taken branches." }, 00047 { "k7-retired-taken-branches-mispredicted", "Count mispredicted taken branches that were retired." }, 00048 { "k7-retired-far-control-transfers", "Count retired far control transfers." }, 00049 { "k7-retired-resync-branches", "Count retired resync branches (non control transfer branches)." }, 00050 { "k7-interrupts-masked-cycles", "Count the number of cycles when the processor's IF flag was zero." }, 00051 { "k7-interrupts-masked-while-pending-cycles", "Count the number of cycles interrupts were masked while pending due to the processor's IF flag being zero." }, 00052 { "k7-hardware-interrupts", "Count the number of taken hardware interrupts." }, 00053 /* Nearly special counters */ 00054 { "k7-dc-refills-from-l2,unitmask=+m", "Count data cache refills from L2 cache (in M state)." }, 00055 { "k7-dc-refills-from-l2,unitmask=+oes", "Count data cache refills from L2 cache (in OES state)." }, 00056 { "k7-dc-refills-from-system,unitmask=+m", "Count data cache refills from system memory (in M state)." }, 00057 { "k7-dc-refills-from-system,unitmask=+oes", "Count data cache refills from system memory (in OES state)." }, 00058 { NULL, NULL } 00059 }; 00060 00061